The subject invention relates to symbol data modems and more particularly to timing recovery circuits used in the receiver of such modems. The invention is partic ularly concerned with timing recovery circuits of the so-called envelope variety.
Derivation of timing at a data modem receiver is, of "
course, a critical function, and development of a signal with particular accuracy as far as synchronism with the transmitter symbol timing is highly desirable. More over, in today's microprocessor based modems, it is highly desirable to implement a timing recovery scheme which minimizes the number of microprocessor opera tions required.
SUMMARY OF THE INVENTION
It is therefore an object of the invention to provide an improved timing recovery scheme for a data samples at the sample rate and produces successive outputs. The successive outputs are then operated on to produce an output signal containing a spectral component at the as symbol rate. This output signal may then be supplied to a sampling filter whose output provides an error signal suitable for adjustment of a phase locked timing genera
tor.
An aspect of the invention believed novel is the pro vision of a filter, preferably a periodic filter, providing a double restrictive bandpass characteristic with peaks at F--F where F is the carrier frequency and F is one-half the symbol rate.
While the foregoing summarizes inventive aspects of 35 the invention, it is not intended to be limiting. The ap pended claims, properly construed, should be referred to for delineation of the actual invention.
It is yet another object of the invention to provide a clock extraction circuit adapted to a digital implementa-40 tion which provides accurate timing with a reduced number of microprocessor operations.
These and other objects are accomplished according to the invention by provision of a clock extraction cir cuit employing a filter at the input of a data modem 45 receiver which has a periodic characteristic in the fre quency domain. The periodic filter receives samples at the sample rate and provides successive inputs to a nonlinear device at the symbol rate means. The nonlin ear device supplies successive outputs to a sampling 50 filter whose output provides an error signal. This signal is used to provide an input a phase locked timing gener ator which generates sample and symbol rate clocks.
BRIEF DESCRIPTION OF THE DRAWINGS 55
The preferred embodiment of the just summarized invention will now be described in detail in conjunction with the drawings of which:
FIG. 1 is a block diagram of a timing recovery scheme according to the preferred embodiment. The preferred relationship of these elements 11,13 in a modem receiver is indicated by FIG. 1 . The clock extraction circuit receives the input signal to the data modem after an analog to digital converter 16 which samples the input signal 15. The sampling gate 16 may be preceded by an antialiasing filter 17 and automatic gain control circuitry not shown. The output of the sampler 16 feeds a filter 19, which is a digital type. The output of the filter 19 supplies an input to other detec tion apparatus 21, which may contain an adaptive equal izer means. As shown, the timing generator 13 provides a clock at the sample rate to the converter 16 and a clock at the symbol rate used for clocking outputs of the filters 19 and elsewhere in timing operation of the re ceiver. The sample clock rate is typically faster than the symbol clock, for example 9600 Hz and 1600Hz respec tively. In this example, therefore, a delay of one symbol equals a delay of six samples. In operation, a sample delayed twenty-four sample times by delay element 31 is subtracted from the current sample. The output of the summer 33 resulting from this subtraction is squared by the squarer 25 and fed to the input 35 of the sampling filter 27. It is noted that the delay through the clock extractor circuit 11 must equal the delay through the filter 19 to within an integer num ber of symbols.
The sampling filter 27 is shown as including a plural ity of delay elements each providing a delay of T sec onds where T is the sample interval. Certain of the delayed squared samples Do?, D1, D2, D4, D52 and D62 are summed with polarities 1, -1, -1, +1, +1, and -1 by a summer 37. Such a sum is computed each symbol. The output of the summer 37, sampled at the symbol rate, is low passed filtered by the filter 27. The output of the sampling filter 27 is an error signal which can be used to adjust a phase lock loop controlling generation of the sample and symbol clocks. The phase lock loop may provide the low pass filter effect illus 2 is also particularly adapted for use in such a modem.
It is known that in such a modem, the clock spectral line is given by -co where X(w) is the Fourier Transform (Spectrum) of the input to the squaring circuit. In the above equation, the 3 asterisk indicates complex conjugation and obos (27) (clock frequency).
If we neglect the effects of amplitude distortion in the transmission medium, the 50% raised cosine rolloff spectrum X(2 pi f) at the receiver input will be: As known to those skilled in the art, the regions about 2600 Hz (ft) and 1000 Hz (ft) contribute clock energy independent of the data pattern. It is also known that phase distortion can be deleterious at frequencies 200 Hz or so away from fi and fl. Finally, it is also known that it is desirable to restrict energy at half the clock frequency prior to squaring. outputted by the sampler 16 at a rate of, for example, 9600 samples per second. W is the most recent sample received. Hence, a first index IR is set to point to W, while a second index IR2 is set to point to Wi-24. A counter K is set equal to zero. Then a loop is entered where Dk=Wn-Wn-24 is calculated and stored. After calculation of one Dk value, the IR1 and IR2 indexes are each decremented by 1 such that the correct W values will be retrieved from the sample storage during the next iteration of the loop. The counter K=K+ 1 is incremented to keep track of the current iteration. Next a test is performed to ascertain whether 6 Dk's have been calculated and stored in positions denoted Do, D1, Those skilled in the art will readily appreciate that the subject invention has numerous applications other than in the preferred embodiment just described. There fore, it is to be understood that, within the scope of the appended claims, the invention may be practiced other than as specifically described herein.
What is claimed is:
1. In a data modem receiver having means for con verting an analog signal into a digital input signal, hav ing a symbol rate, clock extraction apparatus compris ing: a first filter means providing a periodic amplitude response and supplied with the digital input signal and providing successive outputs; a squaring circuit means for squaring each output of said filter means to provide a squared output signal containing a spectral component at the symbol rate.
2. The apparatus of claim 1 further including a phase locked timing generator and a second filter means for filtering the squared output of said squaring circuit means to provide a clock error signal at symbol rate, such that the phase-locked timing generator is cor rected at symbol rate.
3. In a data receiving apparatus including a sampling means for converting an analog received signal to a succession of digital samples at a selected sample rate higher than the symbol rate of said receiving apparatus, a method of clock extraction comprising the steps of: storing a plurality of said digital samples; calculating a plurality of quantities as the difference of respective said samples spaced a selected time interval apart; squaring each of said quantities to produce a plurality of squared quantities; forming a clock error signal as a sum and difference of selected squared quantities; and utilizing said clock error signal to generate a cor rected clock signal. 4. The method of claim 3 wherein said step of calcu lating calculates said quantities according to the expres 4,455,665 5 sion Wn-W-24 where Wn-24 is a sample delayed by 24 samples from sample Wn.
5. The method of claim 3 or 4 wherein the clock error is formed according to the expression Do?-D12-D2?--D4+D52-D62 where D.,n=0 . . . 6 represents the said squared quantities with Do? being the most recently received said squared quantity and D62 being the latest, 6 . In a data receiver having sampling means for sam pling an analog form of a received signal to produce a plurality of received signal samples at a sample rate, said sample rate being higher than the symbol rate of the data receiver, apparatus for use in correcting clock errors comprising: a double restrictive bandpass filter means having its filter characteristic located such that a peak thereof coincides with the frequency components of the received signal located at FitF where F is the carrier frequency and F is one-half the symbol rate, said filter means being supplied with said sam ples at the sample rate and outputting a plurality of filtered quantities;
means performing a nonlinear operation on the fil tered quantities outputted by said filter means to provide an output signal containing a spectral com ponent at the symbol rate. 7. The apparatus of claim 6 further including a sam pling filter means supplied with said output signal for filtering said output signal to provide a clock error correction signal.
8. The apparatus of claim 7 wherein said sampling filter means comprises a plurality of delay elements, selected outputs of which are multiplied by plus or 9. The apparatus of claims 6 or 7 wherein said double restrictive bandpass filter means comprises a periodic filter.
10. The apparatus of claims 6 or 7 wherein said dou ble restrictive bandpass filter means comprises a digital filter.
11. In a data receiving apparatus including a sampling means supplied with an analog received signal and oper ative to convert said analog received signal to digital output samples at a selected sample rate higher than the symbol rate of said receiving apparatus, a method of clock extraction comprising the steps of storing a plurality of samples of the output of the sampling means; calculating a plurality of first quantities as the differ ence of respective said samples spaced a selected time itnerval apart; performing a nonlinear operation on each of said first quantities to produce a plurality of second quanti Column l, delete lines 2 -53 under the heading "Summary of
The Invention" and substitute the followingsummary therefor:
--It is therefore an object of the invention to provide an improved timing recovery scheme for a data modem.
It is a more particular object of the invention to provide a clock extraction circuit providing a timing error signal in such a timing recovery circuit.
It is yet another object of the invention to provide a clock extraction circuit adapted to a digital implementation which provides accurate timing with a reduced number of microprocesor operations. These and other objects are accomplished according to the invention by provision of a clock extraction circuit employing a filter at the input of a data modem receiver which has a periodic characteristic in the frequency domain. The periodic filter samples at the sample rate and produces successive Outputs.
The successive outputs are then operated on to produce an output signal containing a spectral component at the symbol rate. This output signal may then be supplied to a sampling filter whose output provides an error signal suitable for adjustment of phase locked timing generator.
